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Abstract—This paper proposes a triple-phase-shift (TPS) 
control strategy for the full-bridge three-level (FBTL) DC/DC 
converter to reduce the voltage stress and harmonics on the 
transformer. The proposed control strategy is composed of 
three phase-shift delays to keep the maximum voltage changes 
(ΔV) on the transformer’s primary side at only half of the 
input voltage (Vin/2), which is different from the conventional 
control strategies causing the higher voltage changes with 
value of Vin. Therefore, the proposed control strategy can 
effectively reduce the voltage change rate (dv/dt) and voltage 
harmonics on the transformer due to the benefits of multi-level 
voltage produced by the three phase-shift delays. Additionally, 
the proposed TPS control strategy has two working modes, 
which can thus have wide voltage gain. Finally, the 
experimental results are presented to verify the proposed 
control strategy. 
Keywords—full-bridge (FB); phase-shift control; three-level 
(TL) DC/DC converter; wide voltage gain. 
I. INTRODUCTION 
Normally, the power electronic converters can be mainly 
classified into three categories including AC/DC rectifier, 
DC/AC inverter [1], and DC/DC converter. The DC-DC 
converters aims to change the voltage levels for the DC 
applications [2-5]. Among various types of DC/DC 
converters, three-level (TL) based DC/DC converters are one 
of most attractive choices for high voltage applications 
because the voltage stress on the power switches in TL based 
DC/DC converters is only half of the input voltage (Vin/2) [6-
8]. Normally, the full-bridge DC/DC converter is more 
suitable for higher power applications [9], [10] in 
comparison with the half-bridge DC/DC converter because 
of the current stress on the power switches in the full-bridge 
DC/DC converter is half of that in the half-bridge DC/DC 
converter. Reference [11] proposed a chopping plus phase-
shift (CPS) control strategy for the FBTL DC/DC converter 
based on the control strategy for the hybrid three-level 
DC/DC converter in [12]. Furthermore, a double phase-shift 
(DPS) control strategy for the FBTL DC/DC converter was 
proposed in [13], which improves the converter’s efficiency 
in comparison with the CPS control strategy. The CPS and 
DPS control strategies both have the wide voltage gain, but 
these two control strategies cause the high voltage change 
rate (dv/dt) on the transformer, which would result in high 
harmonics on the transformer and large electromagnetic 
interference. In order to reduce such high voltage change rate 
(dv/dt) on the transformer, an improved FBTL DC/DC 
converter with corresponding control strategy was proposed 
in [14]. However, a passive filter needs to be added in the 
transformer’s primary side, which would reduce the 
converter’s efficiency and voltage conversion rate. A new 
double phase-shift control strategy was also proposed in [15] 
to reduce the high voltage change rate (dv/dt) on the 
transformer, but this control strategy cannot satisfy the wide 
input voltage range in comparison with the control strategies 
[11], [13]. 
In this paper, a triple-phase-shift (TPS) control strategy is 
proposed for the FBTL DC/DC converter, which can not 
only reduce the voltage stress on the transformer but also 
satisfy the wide input voltage range. Under conventional 
control strategies, there exist high voltage changes on the 
transformer, but the proposed control strategy can decrease 
the maximum voltage changes on the primary side of the 
transformer to half of the input voltage (Vin/2) by utilizing 
three phase-shift delays. Therefore, the voltage change rate 
(dv/dt), voltage stress, and voltage harmonics on the 
transformer can be effectively reduced by utilizing the 
proposed control strategy. Additionally, the proposed control 
strategy includes two working modes to achieve the wide 
voltage gain. Finally, the experimental results validate the 
proposed TPS control strategy. 
II. OPERATION PRINCIPLE 
Fig. 1 presents the structure of FBTL DC/DC converter, 
in which Ci1 and Ci2 are two input capacitors; S1 - S8 and D1 - 
D8 are power switches and power diodes; C1 - C8 are 
parasitic capacitors of S1 - S8; Cs1 and Cs2 are two flying 
capacitors; D9 - D12 are four clamped diodes; Tr is the 
transformer; Lr is the leakage inductor of the transformer Tr; 
Dr1 - Dr4 are four output rectifier diodes; Lo and Co are output 
filter inductor and capacitor, respectively. In Fig. 1, V1 and 
V2 are voltages on Ci1 and Ci2, respectively; Vin is the input 
voltage; Vab is the voltage between point a and b; ip is the 
primary current of the transformer Tr; iLo is the current 
flowing through the output filter inductor Lo; Vo and Io are 
the output voltage and output current; n is the turns ratio of 
the transformer Tr. 
In addition, some assumptions are made to simplify the 
following analysis: 1) S1 - S8 and D1 - D12 are ideal switches 
and diodes; 2) Ci1, Ci2 are large enough to be considered as 
constant voltage sources with the value of the half of input 
voltage (Vin/2); 3) Lo is large enough to be regarded as a 
constant current source; 4) Cs1 and Cs2 are larg enough to be 
considered as two voltage sources with the values of Vin/2 
and only provide charging and discharging paths for the 
switches’ parasitic capacitors. 
 
Fig. 1. FBTL DC/DC converter. 
A. Proposed TPS Strategy 
The proposed TPS control strategy includes three phase-
shift delays and has two working modes to satisfy the wide 
input voltage range. Figs. 2(a) and (b) present the working 
mode I and II of the proposed strategy respectively, in which 
drv1 - drv8 are driving signals of switches S1 - S8; α1, α2, and α3 
are three phase-shift delays. 
 Working mode I is utilized for the low input voltage. 
In the working mode I, α1 - α2 and α3 are both kept 
constant as highlighted in Fig. 2(a); and the output 
voltage Vo is controlled by adjusting α1. By adjusting 
the value of α1, the time length of third-level voltages 
(Vin and -Vin) as marked by red color in Fig. 2(a) 
would be changed, which can thus adjust the output 
voltage Vo. For instance, if increasing α1, the time 
length of the third-level voltages (Vin and -Vin) would 
decrease, which means that the output voltage Vo 
would decrease. 
 Working mode II is utilized for the high input voltage 
when α1 reaches to its maximum value. The output 
voltage Vo is controlled by adjusting α2. By adjusting 
the value of α2, the time length of second-level 
voltage (Vin/2 and -Vin/2) as marked by blue color in 
Fig. 2(b) would be changed, which can thus adjust the 
output voltage Vo. For instance, if decreasing α2, the 
time length of the second-level voltages (Vin/2 and -
Vin/2) would decrease, which means that the output 
voltage Vo would decrease. 
 
(a) 
 
(b) 
Fig. 2. Main waveforms. (a) Working mode I. (b) Working mode II. 
From Fig. 2, it can be observed that the maximum 
voltage changes on the transformer’s primary side in the two 
working modes are both kept at half of the input voltage 
(Vin/2) by utilizing the three phase-shift delays. 
B. Working Mode I 
The operation principle of half cycle in the working 
mode I (shown in Fig. 2(a)) is analyzed as below. Fig. 3 
presents four selected equivalent circuits in the working 
mode I. The other equivalent circuits can be derived 
according to the operation analysis below, which are not 
repeated here. 
Stage 1 [before t1]: In this period, S1, S2, S7, and S8 are all 
on, so Vab is Vin and the input power transfers to the load 
from Dr1 and Dr4. In this stage, the primary current of the 
transformer ip is Io/n. 
Stage 2 [t1 - t2]: At t1, S1 is switched off, then the output 
current Io is reflected to the primary side, which means ip is 
still Io/n to charge C1 and discharge C4 via Cs1. Accordingly, 
Vc1 increases and Vc4 decreases linearly. 
Stage 3 [t2 - t3]: At t2, Vc1 increases to Vin/2 and D9 
conducts, clamping Vc4 at 0 V. Therefore, S4 would be 
switched on with zero-voltage. In this stage, Vab is Vin/2 and 
ip remains Io/n. 
Stage 4 [t3 - t4]: At t3, S8 is switched off; ip maintains at 
Io/n to charge C8 and discharge C5 via Cs2. Vc8 increases and 
Vc5 decreases linearly. 
Stage 5 [t4 - t5]: At t4, Vc8 increases to Vin/2 and Vc5 
decreases to 0 V. Then D12 conducts, clamping the voltages 
of S5 at 0 V. Accordingly, S5 would be switched on with 
zero-voltage. In this stage, Vab is 0 V and ip is Io/n. 
Stage 6 [t5 - t6]: At t5, S2 is switched off. Then C2 is 
charged and C3 is discharged; Vab changes to negative. The 
current ip starts to decrease and is not enough to provide 
output current Io, so the output rectifier diodes Dr1, Dr2, Dr3, 
and Dr4 conduct simultaneously, which clamps both the 
primary and secondary voltage of the transformer at 0 V. 
Accordingly, the voltage on Lr is Vab. In this stage, Lr 
resonates with C2 and C3. 
Stage 7 [t6 - t7]: At t6, Vc2 increases to Vin/2; Vc3 
decreases to 0 V; Vab decreases to -Vin/2. Then D3 conducts, 
clamping the voltage of S3 at 0 V, so S3 can be switched on 
with zero-voltage. Because Dr1, Dr2, Dr3, and Dr4 still keep 
conducting, the voltage on Lr is -Vin/2, thus ip decreases 
linearly. 
Stage 8 [t7 - t8]: At t7, S7 is switched off; C7 is charged 
and C6 is discharged; Vab starts to decrease from -Vin/2. In 
this stage, ip continues to decrease because Dr1, Dr2, Dr3, and 
Dr4 still conducts, clamping the primary and secondary 
voltage of the transformer at 0 V. In this stage, Lr resonates 
with C6 and C7. 
Stage 9 [t8 - t9]: At t8, the voltage of S7 is Vin/2 and D6 
conducts, clamping the voltage of the switch S6 at 0 V. 
Accordingly, S6 would be switched on with zero-voltage. 
Dr1, Dr2, Dr3, and Dr4 keep conducting. In this stage, the 
voltage on Lr is -Vin, thus ip decreases linearly. 
Stage 10 [t9 - t10]: At t9, ip decreases to 0 A, then the 
current direction of ip changes. The voltage on Lr maintains -
Vin, so ip remains decreasing linearly. 
Stage 11 [t10 - t11]: At t10, ip decreases to -Io/n (the 
negative reflected output current). Then, Dr1, Dr4 are 
switched off, and Dr2, Dr3 is utilized to transfer the input 
power to load. 
At t11, S4 is switched off. The second half cycle [t11 - t21] 
starts. The following analysis is similar to the first half cycle 
[t1 - t11], which is not repeated here. 
          
                                                        [t1-t2]                                                                                 [t2-t3] 
          
                                                        [t5-t6]                                                                                 [t6-t7] 
Fig. 3. Selected equivalent circuits in working mode I. 
C. Working Mode II 
The operation principle of half cycle in the working 
mode II (shown in Fig. 2(b)) is analyzed as below. Fig. 4 
presents four selected equivalent circuits in the working 
mode II. The other equivalent circuits can be derived 
according to the operation analysis below, which are not 
repeated here. 
Stage 1 [before t1]: In this period, although S1, S2, S7, and 
S8 are all on-state, the primary current ip is not enough to 
provide Io and increases linearly. Therefore, Dr1, Dr2, Dr3, 
and Dr4 conduct simultaneously, clamping the primary and 
secondary voltage at 0 V. The primary current ip increases 
linearly.  
Stage 2 [t1 - t2]: At t1, S1 is switched off. The primary 
current ip charges C1 and discharges C4 via Cs1. Therefore, 
Vc1 increases and Vc4 decreases. 
Stage 3 [t2 - t3]: At t2, Vc1 increases to Vin/2, Vc4 
decreases to 0 V, and D9 conducts, clamping Vc4 at 0 V. 
Therefore, S4 can be switched on with zero-voltage. In this 
stage, Vab is Vin/2 and ip still increases linearly. 
Stage 4 [t3 - t4]: At t3, ip increases to Io/n (the positive 
reflected output current). Then Dr2 and Dr3 are switched off, 
and then Dr1 and Dr4 are utilized to transfer the input power 
to load. 
Stage 5 [t4 - t5]: At t4, S8 is switched off. Then Io is 
reflected to the primary side, ip is still Io/n to charge C8 and 
discharge C5 via the flying capacitor Cs2. Vc8 increases 
linearly, and Vc5 decreases linearly. 
Stage 6 [t5 - t6]: At t5, Vc8 increases to Vin/2, Vc5 
decreases to 0V, and D12 conducts, clamping Vc5 at 0 V. 
Therefore, S5 would be switched on with zero-voltage. In 
this stage, Vab is 0 V and ip remains the positive reflected 
output current Io/n. 
Stage 7 [t6 - t7]: At t6, S2 is switched off. Then C2 is 
charged and C3 is discharged; Vab changes to negative. The 
current ip starts to decrease and is not enough to provide Io, 
so Dr1, Dr2, Dr3, and Dr4 conduct simultaneously, clamping 
the primary and secondary voltage at 0 V. Thus, the voltage 
on Lr is Vab. In this stage, Lr resonates with C2 and C3. 
Stage 8 [t7 - t8]: At t7, Vc2 increases to Vin/2; Vc3 
decreases to 0 V; and Vab decreases to -Vin/2. Then, D3 
conducts, clamping the voltage of S3 at 0 V, so S3 can be 
switched on with zero-voltage. Because Dr1, Dr2, Dr3, and 
Dr4 keep conducting, the voltage on Lr is -Vin/2, so ip 
decreases linearly. 
Stage 9 [t8 - t9]: At t8, S7 is switched off; C7 is charged 
and C6 is discharged; Vab starts to decrease from -Vin/2. In 
this stage, ip remain decreasing and Dr1, Dr2, Dr3, and Dr4 
still conduct, clamping both the primary and secondary 
voltage of the transformer at 0 V. In this stage, Lr resonates 
with C6 and C7. 
Stage 10 [t9 - t10]: At t9, Vc7 increases to Vin/2, Vc7 
decreases to 0 V, and D6 conducts, clamping the voltage of 
S6 at 0 V, thus S6 would be switched on with zero-voltage. 
Dr1, Dr2, Dr3, and Dr4 keep conducting, thus the voltage on 
Lr is -Vin and ip decreases linearly. 
Stage 11 [t10 - t11]: At t10, ip decreases to 0 A, then the 
current direction of ip changes. The voltage on Lr is still -Vin, 
so ip remains decreasing linearly. 
At t11, S4 is switched off. The second half cycle [t11 - t21] 
starts. The following analysis is similar to the first half cycle 
[t1 - t11], which is not repeated here. 
        
                                                            [t1-t2]                                                                                              [t2-t3] 
        
                                                             [t6-t7]                                                                             [t7-t8] 
Fig. 4. Selected equivalent circuits in working mode II. 
III. CHARACTERISTIC AND PERFORMANCE ANALYSIS 
A. Duty Cycle Loss 
In the working mode I as shown in Fig. 2(a), the time 
periods [t5 - t10] and [t15 - t20] are the time of duty cycle losses 
in one switching period. If neglecting the quite short time 
periods [t5 - t6] and [t7 - t8], the two time periods [t5 - t10] and 
[t15 - t20] can be given by (1). 
3
510 20 15
2
2
r o
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L It t t t
n V
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
                   (1) 
Based on (1), the duty cycle loss in one switching period 
in the working mode I namely Dloss_I can be calculated by (2). 
510 20 15 3
_
( ) ( ) 4 r o
loss I
s s sin
t t t t L ID
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In the working mode II as shown in Fig. 2(b), the time of 
duty cycle losses are [t6 - t13] and [t16 - t23] in one switching 
period. If neglecting the quite short time periods [t6 - t7], [t8 - 
t9], and [t11 - t12], the two time periods [t6 - t13] and [t16 - t23] 
are the same and can be given by (3). 
23 1 313 6 16 2
4
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in
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Based on (3), the duty cycle loss in one switching period 
in the working mode II namely Dloss_II can be calculated by 
(4). 
313 6 23 16 1
_
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( ) ( ) 2 ( 8 r o
loss II
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B. Output Characteristic 
In the practical operations, the duty cycle loss would 
affect the output voltage. Therefore, the average output 
voltage in the working mode I namely Vo_I can be calculated 
by (5) when considering the duty cycle loss (2). 
1 2
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Considering the duty cycle loss (4), the average output 
voltage in the working mode II namely Vo_II can be 
calculated by (6). 
2 1
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C. Output Filter Inductor 
In the working mode I, there are two working operations 
that Vo ≥ Vin/2n and Vo < Vin/2n. 
If Vo ≥ Vin/2n, the ripple current on the output filter 
inductor namely Δ iLo can be calculated by (7). If Vo < Vin/2n, 
the ripple current on the output filter inductor can be 
calculated by (8). 
_
/ 2
( 1 )
2
in o o s
Lo loss I
o in
V n V n V T
i D
L V
  
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In the working mode II, the ripple current on the output 
filter inductor can be calculated by (9). 
2
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2
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i
L V
 
                         (9) 
According to (7), (8), and (9), the output filter inductance 
under the proposed TPS control strategy can be obtained by 
(10). 
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IV. EXPERIMENTAL VERIFICATION 
A down-scaled experimental prototype is established to 
verify the proposed TPS control strategy. The circuit 
parameters of established experimental prototype are listed in 
Appendix. 
Figs. 5 - 6 show the comparison experimental results 
between the DPS control strategy and proposed TPS control 
strategy when the output voltage Vo is 50 V and output power 
Po is 1 kW, which include the voltages Vin, Vab, Vo and 
current ip. From Figs. 5 - 6, it can be observed that: 1) the 
proposed working mode I and II are used for the low input 
voltage 280 V and high input voltage 420 V respectively, 
which is consistent with the above theoretical analysis in 
Section II; 2) the maximum voltage changes on the 
transformer’s primary side in the three-level operation mode 
of the DPS control strategy is about 280 V as shown in Fig. 
5(a), but the maximum voltage changes on the transformer’s 
primary side in the working mode I of the proposed control 
strategy are reduced to about 140 V as marked in Fig. 5(b); 
and 3) the maximum voltage changes on the transformer’s  
primary side in the two-level operation mode of the 
conventional DPS control strategy is about 420 V as shown 
in Fig. 6(a), but the maximum voltage changes on the 
transformer’s primary side in the working mode II of the 
proposed control strategy are reduced to about 210 V as 
marked in Fig. 6(b). Based on the above analysis of 2) and 3), 
it can be concluded that the maximum voltage changes on 
the transformer’s primary side are about only half of the 
input voltage (Vin/2) by using the proposed control strategy. 
Figs. 7 - 8 present the experimental results about the 
voltage harmonics on the transform under the DPS control 
strategy and proposed control strategy. From Figs. 7(a) and 
7(b), it can be observed that: 1) the total harmonic distortion 
(THD) is 32.53% in the three-level operation mode of the 
DPS control strategy as marked in Fig. 7(a), but the THD is 
reduced to 28.35% in the working mode I of the proposed 
control strategy as marked in Fig. 7(b); 2) the THD is 
63.14% in the two-level operation mode of the conventional 
DPS control strategy as marked in Fig. 8(a), but the THD is 
reduced to 59.22% in the working mode II of the proposed 
control strategy as marked in Fig. 8(b); 3) based on 1) and 2), 
the voltage harmonics on the transformer under the proposed 
TPS control strategy can be improved by utilizing the three 
phase-shift delays due to the benefits of the multi-level 
voltage [16] in comparison with the DPS control strategy. 
 
 
 
                                                        (a)                                                                                                                      (b) 
Fig. 5. Experimental results (Vin = 280 V, Vo = 50 V, Po = 1 kW). (a) Three-level operation mode of DPS control strategy. (b) Working mode I of proposed 
control strategy. 
 
 
                                                        (a)                                                                                                                      (b) 
Fig. 6. Experimental results (Vin = 420 V, Vo = 50 V, Po = 1 kW). (a) Two-level operation mode of DPS control strategy. (b) Working mode II of proposed 
control strategy. 
       
                                                                            (a)                                                                                                              (b) 
Fig. 7. Experimental analysis about voltage harmonics (Vin = 280 V, Vo = 50 V, Po = 1 kW). (a) Three-level operation mode of DPS control strategy. (b) 
Working mode I of proposed control strategy. 
        
                                                                            (a)                                                                                                              (b) 
Fig. 8. Experimental analysis about voltage harmonics (Vin = 420 V, Vo = 50 V, Po = 1 kW). (a) Two-level operation mode of DPS control strategy. (b) 
Working mode II of proposed control strategy. 
 
V. CONCLUSION 
This paper proposes a triple-phase-shift (TPS) control 
strategy for the FBTL DC/DC converter to reduce the 
transformer’s voltage stress. The proposed control strategy 
includes three phase-shift delays, which can make the 
voltage changes on the transformer only half of the input 
voltage (Vin/2). Therefore, the proposed control strategy can 
effectively reduce the voltage change rate (dv/dt), voltage 
stress, and voltage harmonics on the transformer in 
comparison with the conventional control strategies. In 
addition, the proposed control strategy has two working 
modes to satisfy the wide voltage gain. Finally, the 
experimental results verify the effectiveness of the proposed 
TPS control strategy. 
APPENDIX 
TABLE I.  PARAMETERS OF ESTABLISHED EXPERIMENTAL 
PROTOTYPE 
Component Description 
Power Switches S1 - S4 (D1 - D8) SPW47N60C3 
Clamping Diodes D9 - D12 DSEI30-10AR 
Rectifier Diodes Dr1 - Dr4 MBR40250TG 
Turns Ratio of the Transformer Tr (n : 1) 25 : 8 
Leakage Inductance Lr (uH) 47.7 
Input Capacitors Ci1 and Ci2 (uF) 470 
Flying Capacitors Cs1 and Cs2 (uF) 100 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductor Lo (uH) 140 
Switching Frequency (kHz) 50 
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